NXP USA Inc.
NXP Semiconductors, a frontrunner in embedded controllers, offers a wide array of MCUs with Arm-based processors. Their innovation extends to robust Power Management for industry and automotive use. NXP's products globally empower and interconnect, fostering proficiency for individuals, organizations, and the world. Noteworthy is the integration of Freescale Semiconductor into NXP (December 2015).
View All Product from NXP USA Inc.The SSTUG32866 is a 1.8 V configurable register specifically designed for use on DDR2memory modules requiring a parity checking function. It is defined in accordance with theJEDEC standard for the SSTUG32866 registered buffer. The register is configurable(using configuration pins C0 and C1) to two topologies: 25-bit 1 : 1 or 14-bit 1 : 2, and inthe latter configuration can be designated as Register A or Register B on the DIMM.The SSTUG32866 accepts a parity bit from the memory controller on its parity bit(PAR_IN) input, compares it with the data received on the DIMM-independent D-inputsand indicates whether a parity error has occurred on its open-drain QERR pin(active LOW). The convention is even parity, that is, valid parity is defined as an evennumber of ones across the DIMM-independent data inputs combined with the parity inputbit.The SSTUG32866 is packaged in a 96-ball, 6 · 16 grid, 0.8 mm ball pitch LFBGApackage (13.5 mm · 5.5 mm).n Configurable register supporting DDR2 up to 800 MT/s Registered DIMM applicationsn Configurable to 25-bit 1 : 1 mode or 14-bit 1 : 2 moden Controlled output impedance drivers enable optimal signal integrity and speedn Meets or exceeds SSTUG32866 JEDEC standard speed performancen Supports up to 550 MHz clock frequency of operationn Optimized pinout for high-density DDR2 module designn Chip-selects minimize power consumption by gating data outputs from changing staten Supports SSTL_18 data inputsn Checks parity on the DIMM-independent data inputsn Partial parity output and input allows cascading of two SSTUG32866s for correct parityerror processingn Differential clock (CK and CK) inputsn Supports LVCMOS switching levels on the control and RESET inputsn Single 1.8 V supply operation (1.7 V to 2.0 V)n Available in 96-ball, 13.5 mm · 5.5 mm, 0.8 mm ball pitch LFBGA package
Rev. 01 — 29 June 2007Product data sheet
TYPE | DESCRIPTION | Select all |
---|---|---|
Package | Tape & Reel (TR) | |
Series | - | |
Supplier Device Package | 96-LFBGA (13.5x5.5) | |
Package / Case | 96-LFBGA | |
Mounting Type | Surface Mount | |
Operating Temperature | 0°C ~ 70°C | |
Number of Bits | 25, 14 | |
Supply Voltage | 1.7V ~ 2V | |
Logic Type | 1:1, 1:2 Configurable Registered Buffer with Parity | |
Product Status | Obsolete |
NXP USA Inc.
NXP Semiconductors, a frontrunner in embedded controllers, offers a wide array of MCUs with Arm-based processors. Their innovation extends to robust Power Management for industry and automotive use. NXP's products globally empower and interconnect, fostering proficiency for individuals, organizations, and the world. Noteworthy is the integration of Freescale Semiconductor into NXP (December 2015).
View All Product from NXP USA Inc.BUS DRIVER, AUP/ULP/V SERIES
IC 4BIT BINARY FULL ADDER 16SSOP
IC 9BIT DUAL LATCH TXRX 28PLCC
4-BIT VOLTAGE TRANSLATOR 14TSSOP
IC VOLT TRANSLATOR X2SON8
BUS DRIVER, AUP/ULP/V SERIES, 1
NOW NEXPERIA 74AUP1Z04GF - BUS D
IC DUAL PAIR/INVERTER 14-DIP
4-BIT VOLTAGE TRANSLATOR 12WLCSP
IC REG BUFFER 28BIT 160-TFBGA